

Derivation of Interconnect Length Distribution in X Architecture LSIs

Hidenari Nakashima, Naohiro Takagi and Kazuya Masu
Precision and Intelligence Laboratory, Tokyo Institute of Technology, Japan

Interconnects Length Distribution (ILD)


ILD shows relationship between interconnect length and the number of interconnects.

Estimation of power consumption, clock frequency, and chip size.

Evaluation of a chip
Optimization of interconnect layout


1. X Architecture

Standard: The direction of wire is vertical and horizontal.



Reduce
of vias, and Interconnect length


X Architecture: The directions of wires are vertical, horizontal 45 degrees.



X initiative: http://www.xinitiative.org/w/home_flash.php

2. Rent's Rule


The ILD is derived on the basis of the empirical Rent's rule.




Rent's rule: $T = kN^p$

- T : # of pins
- N : # of logic block
- k : Rent's constant
- p : Rent's constant
- p : average # of ports of gates
- p : the complexity of circuits


3. Analytical Expression of ILD




4. The Calculation of Interconnect Length




5. Assumption




6. ILD of the Orthogonal and the Diagonal Interconnects




7. ILD difference between the Orthogonal and the Diagonal Interconnects for the Number of Gates




8. ILD of the Orthogonal and the Diagonal Interconnects for Logic and Memory Circuits



9. Merit of the Diagonal Interconnect



10. ILD for All-directional Interconnects



11. Performance

Power Consumption and Chip Area

The orthogonal interconnects: I_{total} is total length of interconnects

I_{total} reduces 17%
Power Consumption and Chip Area reduces 17%

The diagonal interconnects: $P = a \frac{1}{2} V_{dd}^2 f_c C_{unit} I_{total}$, $A_c = p_m I_{total}$

Clock Frequency

The orthogonal interconnects: I_{ave} is average interconnects length

I_{ave} reduces 18%
Clock frequency reduces 18%

The diagonal interconnects: $T_g = R_{gout} f.o. (0.86 c_{int} I_{avg} + 0.86 C_{gin}) + r_{int} I_{avg} (0.37 c_{int} I_{avg} + 0.86 C_{gin})$

H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990.

12. Summary

- As circuits become more complex (increasing p), the diagonal interconnect becomes more effective in reducing the number and length of interconnects.
- Using the X Architecture instead of the conventional orthogonal interconnects, both the interconnection area and the power consumption of interconnects decrease by 17% and the clock frequency increase by 18%.
- The difference of ILD between the diagonal and all-directional interconnects is very little. The X Architecture is sufficient to reduce the number of long interconnects.