

ULSI Interconnect Length Distribution

□ Hidenari Nakashima, Junpei Inoue, Kenichi Okada and Kazuya Masu

Precision and Intelligence Laboratory, Tokyo Institute of Technology

Background

Purpose

Interconnects Length Distribution (ILD)

Estimate of power consumption, clock frequency and chip size


- Evaluation of a chip
- Optimization of interconnect layout

Subject

- Derivation of Interconnect Length Distribution in System LSIs
- Parameter extraction
- Derivation of Interconnect Length Distribution in X Architecture LSIs
- Extracting the ILD from netlist
- New Analytical ILD Expression Considering Core Utilization


1. System LSI

Dual function chip



Rent's rule

The ILD of the chip is derived on the basis of the empirical Rent's rule



Analytical Expression of ILD

Region1: $1 \leq l < \sqrt{N}$

$$i(l) = \frac{\alpha k}{2} \Gamma\left(\frac{l-1}{3}\right) - \sqrt{2/N} l^{2/p-4}$$

Region2: $\sqrt{N} \leq l < \sqrt{N}$

$$i(l) = \frac{\alpha k}{6} \Gamma\left(2\sqrt{N}-l\right)^3 l^{2/p-4}$$

$i(l)$: # of interconnects
 k & p : Rent's constants
 $f.o.$: average fanout
 N : # of gates

$$\Gamma = \frac{2N(N-N-1)}{p(2p-1)(2p-3) \cdot 6p \cdot 2p-1 \cdot p-1}$$

$$a = \frac{f.o.}{f.o.+1}$$

$$L = \sqrt{N} = 377$$

Actual data → Analytical expression

Region1: # of gates : 142,742
 $p = 0.8, k = 5.0$


Region2: # of gates : 142,742
 $p = 0.8, k = 5.0$

Analytical expression shows the relation interconnect length and the number of interconnects


J.A.Davis,V.K.Dude,J.D.Mindt,IEEE Trans.Electron Devices 45(1998)580-589

1. System LSI


Power consumption



Center model




Plural function chip




2. Parameter Extraction

Row ILD data


Synopsys Apollo P&R summary of macro cell of 0.13mm commercially available chip




Simulation result



ILD from wiring data




Result




3.X Architecture


X Architecture



ILD of the Orthogonal and the Diagonal Interconnects for Logic and Memory Circuits




ILD for All-directional Interconnects




4.Extracting the ILD from Netlist


Purpose of this work



Extracting the ILD parameters






Result




5.New Analytical ILD Expression Considering Core Utilization


ILD considering core utilization



Performance



power consumption



Metal layers frequency

