

# ULSI Interconnect Length Distribution

□ Hidenari Nakashima, Junpei Inoue, Kenichi Okada and Kazuya Masu  
Precision and Intelligence Laboratory, Tokyo Institute of Technology

## Background

**Purpose**  
Interconnects Length Distribution (ILD)

Estimate of power consumption, clock frequency and chip size


- Evaluation of a chip
- Optimization of interconnect layout

**Subject**


1. Derivation of Interconnect Length Distribution in System LSIs
2. Parameter extraction
3. Derivation of Interconnect Length Distribution in X Architecture LSIs
4. Extracting the ILD from netlist
5. New Analytical ILD Expression Considering Core Utilization

**Rent's rule**

The ILD of the chip is derived on the basis of the empirical Rent's rule




**Analytical Expression of ILD**




## 1. System LSI


**Dual function chip**



**Power consumption**




**Plural function chip**




## 2. Parameter Extraction

**Row ILD data**


Synopsys Apollo P&R summary of macro cell of 0.13mm commercially available chip




**Simulation result**



**ILD from wiring data**




**Result**




## 3. X Architecture


**X Architecture**




**ILD of the Orthogonal and the Diagonal Interconnects for Logic and Memory Circuits**



**ILD for All-directional Interconnects**




**Performance**




## 4. Extracting the ILD from Netlist


**Purpose of this work**



**Extracting the ILD parameters**




**Result**




## 5. New Analytical ILD Expression Considering Core Utilization


**ILD considering core utilization**




**Performance**



**frequency**



**power consumption**



**Metal layers**

