


Development of Differential Transmission Line Interconnect IP for High-Speed Global Interconnect


Tokyo Institute of Technology, Precision and Intelligence Laboratory
 Hiroyuki Ito, Kenichi Okada, and Kazuya Masu




Background

Issues for Si LSI:
 Delay and Power Dissipation in Long Global Interconnects


Transmission Line Interconnect:
 Faster signaling than a conventional RC interconnect




Impact




Measurement System



Schematic & Line Structure



Measurement Results



Summary

- Purpose of this work is implementation of high-speed transmission line interconnect IP to replace global RC interconnect in a digital LSI.
- Maximum 4 Gbps signaling can be achieved using the proposed circuit fabricated by 0.18 μm CMOS technology.
- The proposed interconnect has smaller power consumption and delay than the conventional RC interconnect over 7 mm as 2 Gbps signaling.
- The transmission line interconnect is one of the promising technology to overcome power and delay issues for long global interconnect.