

# 4 Gbps On-Chip Interconnection using Differential Transmission Line

Hiroyuki Ito, Hideyuki Sugita, Kenichi Okada, and Kazuya Masu  
Precision and Intelligence Laboratory, Tokyo Institute of Technology

## Background

Issues for Si LSI:

- □ Delay and Power Dissipation in Long Global Interconnects


Designed as RC lines, Divided by several repeaters

Transmission Line Interconnect:


- □ - Faster signaling than a conventional RC interconnect
- □ □ (Signals can propagate at electromagnetic-wave speed.)
- □ - Power consumption does not depend on a line length.
- □ □ (Repeaters are not necessary for high-speed signaling.)

## Purpose of This Work

Implementation of high-speed transmission line interconnect IP to replace global RC interconnect in a digital LSI




## Previous Work



## Schematic & Micrograph


0.18 μm CMOS Technology




| Component | Tr1             | Tr2             |
|-----------|-----------------|-----------------|
| W / L     | 10 μm / 0.2 μm  | 10 μm / 0.2 μm  |
| Component | Tr3, Tr4        | Tr5             |
| W / L     | 310 μm / 0.2 μm | 300 μm / 0.4 μm |
| Component | Tr6, Tr7        | Tr8, Tr9        |
| W / L     | 20 μm / 0.2 μm  | 20 μm / 0.2 μm  |
| Component | Tr10            |                 |
| W / L     | 20 μm / 0.4 μm  |                 |


| Component | R1     | R2     | R3     | R4     |
|-----------|--------|--------|--------|--------|
| Value     | 250 Ω  | 50 Ω   | 50 Ω   | 100 Ω  |
| Source    | VDD1-4 | Vbias1 | VCM    | Vbias2 |
| Value     | 1.80 V | 1.20 V | 1.40 V | 0.60 V |




## Transmission Line




## Measurement Results



## Low Power Mode



## Impact



## Conclusion

- Maximum 4 Gbps signaling can be achieved using the proposed circuit fabricated by 0.18 μm CMOS technology.
- The proposed interconnect has smaller power consumption and delay than the conventional RC interconnect over 8 mm as 2 Gbps signaling.
- The transmission line interconnect is one of the promising technology to overcome power and delay issues for long global interconnect.