

A Loss Optimization Method Using WD Product for On-Chip Differential Transmission Line Design

Hiroyuki Ito, Kenichi Okada, and Kazuya Masu
Integrated Research Institute, Tokyo Institute of Technology

Background

Miniaturization of Si CMOS process

- Cut-off frequency of the NMOS transistor is projected to become 300 GHz at 45 nm technology node in 2010.
- = Clock frequency of digital circuit will reach 15 GHz.
- RF CMOS circuits that can operate at over 10 GHz are reported.

On-chip transmission lines have been becoming increasingly important for high-speed digital and RF circuits.

Problems in transmission line design specific to Si LSI



- Dielectric loss in Si substrate
- Large resistive loss due to the skin effect and the eddy current in Si substrate

Why WD product?

W : Line width, D : Distance between lines


The WD product can give the attenuation characteristics of the transmission line.

Structures of DUTs




- Thicknesses of metal and dielectric layers: $\approx 1 \mu\text{m}$
- A line length of the differential transmission line (DTL): 1 mm
- Type A: DTL (M5)
- Type B: DTL (M5) with underlying metals (M1, M2, M3 and M4) L&S of M1, M2, M3 and M4 are 1.0 μm .

Measurement system





- Vector network analyzer (Agilent, E8364B & N4421B)
- GSGSG type RF probes (Cascade, Infinity)
- SOLT calibration using impedance standard substrate of Cascade
- Pad de-embedding: Open and short patterns

Characteristics



W	D	Attenuation	R_{diff}	G_{diff}	Measured Z_{diff}
2.0 μm	1.8 μm	3.1 dB/mm	73 Ω/mm	-	98 Ω
4.0 μm	3.7 μm	1.9 dB/mm	49 Ω/mm	31 $\mu\text{S}/\text{mm}$	113 Ω
6.0 μm	2.6 μm	1.9 dB/mm	33 Ω/mm	720 $\mu\text{S}/\text{mm}$	90 Ω
6.0 μm	4.6 μm	1.6 dB/mm	37 Ω/mm	340 $\mu\text{S}/\text{mm}$	110 Ω
6.0 μm	7.4 μm	1.5 dB/mm	43 Ω/mm	107 $\mu\text{S}/\text{mm}$	129 Ω
10.0 μm	11.0 μm	1.4 dB/mm	33 Ω/mm	359 $\mu\text{S}/\text{mm}$	124 Ω

@30GHz




Empirical relationships found

$$R_{\text{diff}} \propto \frac{\sqrt{D}}{W}, \quad G_{\text{diff}} \propto \frac{W}{\sqrt{D}}, \quad Z_{\text{diff}} \propto \frac{D}{\sqrt{W}}$$

Attenuation constant:

$$\alpha \approx \frac{1}{2} \left(\frac{R_{\text{diff}}}{Z_{\text{diff}}} + G_{\text{diff}} Z_{\text{diff}} \right)$$

Attenuation characteristics depend on the WD product.



Attenuation model

Attenuation ATT. can be characterized by a simple function of WD [μm^2] and frequency f [GHz].

$$\text{ATT.} = a + \underbrace{\frac{bf^c}{\sqrt{WD}}}_{\text{Resistive Loss}} + \underbrace{df\sqrt{WD}}_{\text{Dielectric Loss}}$$


Without underlying metal

$$a = 0.434$$

$$b = 1.650$$

$$c = 0.3$$

$$d = 0.002$$




With underlying metal

$$a = 0.800$$

$$b = 4.500$$

$$c = 0.1$$

$$d = 0.026$$



Conclusions

$$Z_{\text{diff}} = g(W, D, f)$$

[Some formulae have been proposed.]

$$\text{ATT.} = h(WD, f)$$

(This Study)

We can design on-chip transmission lines !!