


A 6.5-mW 5-Gbps On-Chip DTL Interconnect with a Low-Latency Asymmetric Tx in a 180nm CMOS Technology

Takahiro Ishii, Hiroyuki Ito, Makoto Kimura, Kenichi Okada, and Kazuya Masu
Integrated Research Institute, Tokyo Institute of Technology, Japan



Background

Issues for Si LSI:

Delay and power dissipation in long global interconnects


Designed as RC lines, divided by several repeaters

Transmission Line Interconnect:


- Faster signaling than a conventional RC interconnect (Signals can propagate at electromagnetic-wave speed.)
- Power consumption does not depend on a line length. (Repeaters are not necessary for high-speed signaling.)

Purpose of this work

Implementation of high-speed transmission line interconnect IP to replace global RC interconnects in a digital LSI




Measured eye patterns




5Gbps signal transmission can be achieved through 3mm line-length interconnect.

Schematic & Operation



Impact



Tx power: 3.5 mW
Rx power: 3.0 mW
Total power: 6.5 mW
Total delay: 140 ps
Tx delay: 52 ps

Conclusion

Maximum 5 Gbps signaling can be achieved using the proposed circuit fabricated by 180 nm CMOS technology.

The proposed interconnect has smaller delay and lower power consumption than the conventional RC interconnect over 3 mm.