

1D-2 LVDS-type On-Chip Transmission Line Interconnect

with Passive Equalizers in 90 nm CMOS Process

Akiko Mineyama¹, Hiroyuki Ito², Takahiro Ishii¹, Kenichi Okada¹, and Kazuya Masu¹

¹Integrated Research Institute, Tokyo Institute of Technology, Japan

²Precision and Intelligence Laboratory, Tokyo Institute of Technology, Japan

Background


- **Miniaturization of Si CMOS**
Increase in global interconnect delays has complicated timing designs and has limited performances of LSI
- **Transmission line interconnects[1]**
Much smaller delay than conventional lines
High power-efficiencies at high-speed signaling

Purpose of this work

To propose a low-voltage-differential-signaling (LVDS)-type transmission line interconnect for achieving higher speed and higher power-efficiency


Transmission line interconnect

Proposed differential transmission line interconnect




Current flows

Resistance constantly consumes power.





Effects of passive equalization (simulation)



Measurement results


Performance summary




Process	90 nm standard Si CMOS
Maximum frequency	10.5 Gbps
Average delay of 23 chips	173 ps / 5 mm
Power consumption (VDD=1V, 10Gbps)	TX : 1.9 mW, RX : 0.8 mW Total : 2.7 mW
Energy per Bit	0.25 pJ / bit

* Eye-width margin is assumed to be over 20% of period at BER of 10^{-12} .


Delay and power consumption



Measured delay variation



Conclusion



- [1] R. T. Chang, et al., IEEE JSSC, vol. 38, no. 5, pp. 834-838, May 2003.
- [2] H. Ito, et al., IEEE A-SSCC, pp. 417-420, 2005.
- [3] H. Ito, et al., Circuit Exhibition of ESSCIRC, Poster 26, 2005.
- [4] T. Ishii, et al., IEEE A-SSCC, pp. 131-134, 2006.
- [5] S. Gomi, et al., IEEE CICC, pp. 325-328, 2004.
- [6] E. D. Kyriakis-Bitaros, et al., JLT, vol. 19, no. 10, pp. 1532-1542, 2001.

- The LVDS-type on-chip transmission line interconnect was proposed.
- Delay of the proposed transmission line interconnect is among the shortest, and energy per bit is the best in reported on-chip long-interconnects.