

An Over-12-Gbps On-Chip Transmission Line Interconnect with a Pre-Emphasis Technique in 90 nm CMOS

Kazuya Miyashita¹, Takahiro Ishii¹, Hiroyuki Ito², Noboru Ishihara¹, and Kazuya Masu¹

¹Integrated Research Institute, Tokyo Institute of Technology

²Precision and Intelligence Laboratory, Tokyo Institute of Technology

Background

High-performance LSI

Multiple circuit block configuration

On-chip interconnects among circuit blocks

Parallel interconnection → Serial interconnection

Key issues: **Wideband, low latency and low power consumption**


Pre-emphasis Technique

Signal quality is degraded at high-frequency because of the skin effect.

→ **Compensation techniques for frequency dependence of transmission line loss**

{ Tx side: **Pre-emphasis**
Rx side: Equalization

Rising and falling edges of Tx output are pre-emphasized.



Characteristics of an on-chip transmission line. The line length is 5 mm.





Image of a pre-emphasis effect.

Purpose

High-speed on-chip signaling


- Differential transmission line
 - Pre-emphasis transmitter circuit
- Small circuit area and low power operation

Circuit Operation




Design


Input signal: 1.0V_{pp}, PRBS; 2⁹-1, 20Gbps




Dependence on delay τ .




Dependence on emphasis amplitude.




Input signal.




Eye-width dependence on bit rate.




Frequency spectrum of signals.



At Rx IN.



With pre-emphasis.




W/O pre-emphasis.

Comparisons of eye-patterns at Inverter OUT.


Experimental Results

Fabricated in 90nm Si CMOS




Micrograph of the prototype.

Input voltage: 1.0V_{pp}, PRBS from pulse pattern generator (max 12.5Gbps): 2¹¹-1




Eye-pattern.

With pre-emphasis@12.5Gbps.




Bathtub curve.



Eye-pattern.

W/O pre-emphasis@12.5Gbps.



Bathtub curve.

Better signal transmission is achieved by pre-emphasis.

Summary

- A pre-emphasis Tx is proposed. Small circuit area and low power
- The validity was confirmed by the evaluating test chip.

Performance

Technology	90 nm CMOS
Supply voltage	1.0 V
Power consumption*	6.9 mW@12.5 Gbps
Bit rate*	Over 12.5 Gbps
Energy per bit*	0.55 pJ/bit@12.5 Gbps
Circuit area	Tx: 45×20 μm ² Rx: 30×18 μm ²

*Measurement data