An Over-12-Gbps On-Chip Transmission Line Interconnect with a Pre-Emphasis Technique in 90 nm CMOS Kazuya Miyashita¹, Takahiro Ishii¹, Hiroyuki Ito², Noboru Ishihara¹, and Kazuya Masu¹ ¹Integrated Research Institute, Tokyo Institute of Technology ²Precision and Intelligence Laboratory, Tokyo Institute of Technology

Background	Purpose
 High-performance LSI Multiple circuit block configuration On-chip interconnects among circuit blocks Parallel interconnection → Serial interconnection Key issues: Wideband, low latency and low power consumption 	 High-speed on-chip signaling Differential transmission line Pre-emphasis transmitter circuit Small circuit area and low power operation

Pre-emphasis Technique

Circuit Operation

Signal quality is degraded at high-frequency because of the skin effect.

transmission line loss

Tx side: Pre-emphasis **Rx side: Equalization**

Rising and falling edges of Tx output are pre-emphasized.



Characteristics of an on-chip transmission line. The line length is 5 mm.



Image of a pre-emphasis effect.



Experimental Results





Fabricated in 90nm Si CMOS



Input voltage: 1.0V_{DD}, PRBS from pulse pattern generator (max 12.5Gbps): 2¹¹-1



Eye-pattern.





