

Design of CMOS inverter-based output buffers adapting the Cherry-Hooper broadbanding technique

Tomoaki Maekawa, Shuhei Amakawa, Noboru Ishihara, and Kazuya Masu
 Integrated Research Institute, Tokyo Institute of Technology, Japan

Background&Purpose



On-chip Output Buffers

- send off the output data of a digital integrated circuit
- drive large capacitive loads/low-resistance loads (typically 50Ω)
- invariably affect measurement results**
- Exponential horn topology

Requirements : wide bandwidth, low gain, low jitter, high drivability

Purpose



Establishment of a methodology for designing CMOS inverter-based output buffers considering these requirements



Cherry-Hooper Broadbanding Technique

NMOS implementation of the Cherry-Hooper amplifier.

CMOS Cherry-Hooper amplifier.




Cutoff frequency of the Cherry-Hooper amplifier does not depend significantly on Rf

A design procedure (180 nm Process)

A. Choose Wp/Wn ratio

Jitter reduction

- Wp/Wn value that brings the inverter switching threshold close to Vdd/2 should be chosen.
- Wp/Wn = 3 was chosen in this design.



B. Determine gate widths and scaling factor α


The rightmost inverter

- should drive a 50 Ω load and produce a certain voltage
- NMOS gate widths can be found from transient simulation including a feedback resistor Rf2.
- The initial choice of Rf2 has only a minor impact on id.

Scaling factor α

$$\alpha = \left(\frac{\text{NMOS width of the rightmost inverter}}{\text{NMOS width of the leftmost inverter}} \right)^{\frac{1}{n}}$$



n: stage # (in this design, n=4)



C. Determine feedback resistances Rf1 and Rf2



The first CMOS Cherry-Hooper stage

- All parameters other than the feedback resistance Rf1 have already been given.
- Rf1 value that gave a desired dc gain of G21 should be chosen. (In this design, G21 = 6dB.)



Final simulations



- Put in all the parameter values determined so far and perform transient simulations.
- Check the output signal swing and adjust the value of Rf2 so that the desired voltage swing is achieved.
- Check the cutoff frequency and group delay characteristics through S21.



Simulation Results


Performance comparison between the proposed buffers and that without the feedback resistors for a few scenarios.

A. Wn = 1 μm, Vdd = 1.8V




Both buffers are functioning but the proposed buffer exhibits less jitter. The proposed buffer can operate at higher bit-rate.

B. Wn = 2 μm, Vdd = 1.8V (@8Gbps)



The proposed buffer shows superior performance even if the gate width is changed.

C. Wn = 1 μm, Vdd = 1.2V



The proposed buffer is promising for low voltage use.

Conclusion

- A methodology for designing CMOS inverter-based output buffers adapting Cherry-Hooper amplifier considering speed, gain, jitter, and drivability requirements is proposed.
- The validity of the procedure was confirmed in different scenarios by simulation.
- The proposed buffer is expected to offer higher speed than a commonly used chain of inverters with exponentially increasing size.