

High Performance Scalable RF-CMOS Integrated Circuit Design



Tokyo Institute of Technology, Solutions Research Lab., Masu Lab.

<http://masu-www.pi.titech.ac.jp/>

Motivation: Scalable/Inductorless

CMOS Process Scaling



[advantages]

RF circuit become CMOS, digital assisted, SoC

[problems]





falling supply voltage

difficult to small area



Scalable Wideband Inverter-Based LNA


- Active peaking technique
- CHerry Hooper topology







40nm CMOS	
Bandwidth	1.0 – 8.0 GHz
Gain	17.5 dB
Min. NF	5.1 dB
IIP3	-9.2 dBm
Power	14.3 mW

A Process-Scalable RF Transceiver


Transceiver Architecture






Measurement Results



Transmitter



Receiver



Measurement result of the transceiver

Supply voltage	1V
Datarate	500Mb/s
Power consumption	TX:11.9mW, RX:35.3mW, Lo and RX Buffer: 35mW
Frequency range	TX:0.5~2.5GHz, RX:0.5~1.5GHz
RX sensitivity	-60dBm at EVM= -20dB
RX dynamic range	50dB
TX output power	-5dBm with EVM= -28dB
Active area	0.2mm ²

