# **High Performance Scalable RF-CMOS** Integrated Circuit Design



# Tokyo Institute of Technology, Solutions Research Lab., Masu Lab.

http://masu-www.pi.titech.ac.jp/

## **Motivation:Scalable/Inductorless**

difficult to small area

Scalable Wideband Inverter-Based LNA

#### **CMOS Process Scaling**

[advantages] RF circuit become CMOS, digital assisted, SoC [problems]

falling supply voltage







$(\mathbf{F}) = \mathbf{F} $	0 2 7 9 8 0 1 1 2 0 0 2 7 9 8 0 2 1 2 2 0 0 0 Current consumption, <i>lo</i> (mA)	0 7 7 9 8 0 1 1 1 1 2 8 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
<u>40nm CMOS</u>		
Bandwidth 1.0 – 8.0 GF	Ηz	]
Gain 17.5 dB		
Min. NF 5.1dB		
IIP3 -9.2 dBm		
Power 14.3 mW		

(mA)

# **A Process-Scalable RF Transceiver**

### **Transceiver Architecture**



#### Measurement Results



